Introduction
Up to now, scaling theories such as the constant -field [1] , the constant -voltage, and the quasi -constant -voltaee [2] [3] have been guidel ines to nininizing IiI0SFET size. In practice, constant voltage (at 5V) scal ing has been widely used because of TTt conpatibility and higher circuit perfornance, with devising hot-carrier-resistant structures.
The first scenarios to inprove reliability uere drain -engineering nethods, as DDD (Double Diffused Drain) [4] and LDD (l,is] rttv Doped Drain) t5l .
Horever, it becones difficult to naintain hot -carrier breakdorn voltage higher than 5V at channel lengths under 0.5 tr n, even vith the refined LDD. The second option is a gate -engineering method, such as the G0LD (Gate-drain 0verlapped Device) [6] The above -mentioned guideline can be regarded as being related to the AtD (Atornic Layer Doped) structure [11] . Furthermore, this substrate engineering nethod is ultimately related to thin S0I f i ln devices UZ) , because the thin S0I layer fully depleted corresponds to channel region I , and the
